IDT7025S30J

84PLCC, IDT7025S30J, Dual-Port, Static RAM, –0.5 to +7.0 V

Rated 5 Rating 5 | reviews | Write a review

Price:: US $2.00~2.10 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $2.00~2.10

PartNumber:: IDT7025S30J

Brand:: Integrated Device Technology - IDT | Pack: PLCC | D/C: 08+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Vivian's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-05-15

From Other Seller

Part Number:IDT7025S30J
US $2.00 - 2.10
74AHC2G08VS SOP-8

US $2.00 - 2.00 / Piece
(0) Remove
YL-G709

US $65.00 - 68.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The IDT7025S30J is a high-speed 8K x 16 Dual-Port Static RAM. The IDT7025S30J is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.

Parametrics

IDT7025S30J absolute maximum ratings: (1)Terminal Voltage with Respect to GND: –0.5 to +7.0 V; (2)Operating Temperature: 0 to +70 °C; (3)Temperature Under Bias:–55 to +125 °C; (4)Storage Temperature: –55 to +125 °C; (5)DC Output Current:50 mA.

Features

IDT7025S30J features: (1)True Dual-Ported memory cells which allow simultaneous access of the same memory location; (2)High-speed access:Military: 20/25/35/55/70ns (max.);Commercial: 15/17/20/25/35/55ns (max.); (3)Low-power operation; (4)Separate upper-byte and lower-byte control for multiplexed bus compatibility; (5)easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device; (6)M/S = H for BUSY output flag on Master;M/S = L for BUSY input on Slave; (7)Busy and Interrupt Flags; (8)On-chip port arbitration logic; (9)Full on-chip hardware support of semaphore signaling between ports; (10)Devices are capable of withstanding greater than 2001V electrostatic discharge; (11)Fully asynchronous operation from either port; (12)Battery backup operation—2V data retention; (13)TTL-compatible, single 5V (±10%) power supply; (14)Available in 84-pin PGA, 84-pin quad flatpack, 84-pin PLCC, and 100-pin Thin Quad Plastic Flatpack; (15)Industrial temperature range (–40°C to +85°C) is available, tested to military electrical specifications.